Three-dimensional imaging of integrated-circuit activity using quantum defects in diamond

Marwa Garsi,1,2, * Rainer Stöhr,1 Andrej Denisenko,2 Farida Shagieva,2 Nils Trautmann,3 Ulrich Vogl,3 Badou Sene,4 Florian Kaiser,1, † Andrea Zappe,1 Rolf Reuter,1 and Jörg Wrachtrup1

1 Third Institute of Physics, IQST, and Research Center SCoPE, University of Stuttgart, 70569 Stuttgart, Germany
2 Solid State Quantum Technologies, TTI GmbH, 70569 Stuttgart, Germany
3 Corporate Research and Technology, Carl Zeiss AG, Carl-Zeiss-Straße 22, 73447 Oberkochen, Germany
4 Mobility Electronics, Robert Bosch GmbH, 72762 Reutlingen, Germany

(Received 11 September 2023; accepted 18 December 2023; published 29 January 2024)

The continuous scaling of semiconductor-based technologies to micrometer and submicrometer regimes has resulted in higher device density and lower power dissipation. Many physical phenomena such as self-heating or current leakage become significant at such scales, and mapping current densities to reveal these features is decisive for the development of modern electronics. However, advanced noninvasive technologies either offer low sensitivity or poor spatial resolution and are limited to two-dimensional spatial mapping. Here we use near-surface nitrogen-vacancy centers in diamond to probe Oersted fields created by current flowing within a multilayered integrated circuit in predetermination. We show the reconstruction of the three-dimensional components of the current density with a magnitude down to about \( \approx 10 \, \mu\text{A}/\mu\text{m}^2 \) and submicrometer spatial resolution at room temperature. We also report the localization of currents in different layers and observe anomalous current flow in an electronic chip. Our method therefore provides a decisive step toward three-dimensional current mapping in technologically relevant nanoscale electronics chips.

DOI: 10.1103/PhysRevApplied.21.014055

I. INTRODUCTION

The rapid growth and downscaling of silicon integrated circuits (ICs) have ushered revolutions in many areas of today’s society [1–4], such as high-speed internet [5], in-car navigation [6] and leadless pacemakers [7]. However, if the semiconductor community has underpinned Moore’s law [8] for over 50 years by shrinking the size of electronic components, the scaling roadmap is nearing its end [1,9]. As a result, next-generation technologies such as autonomous driving [10] and quantum processors [11] rely on a new strategy: three-dimensional chip architectures [12–16]. In this regard, device development, optimization and failure analysis are severely challenged due to the absence of methods for direct visualization of three-dimensional charge flow. This particularly concerns multilayer chips with submicrometer feature sizes.

Most electric current imaging techniques visualize charge transport through the associated magnetic fields that pass unaffected through the materials used in semiconductor devices. One approach involves delayering the chip to probe fields with a microneedle [17]. Although this technique enables high spatial resolution, it inherently alters the current path. Nondestructive current imaging can be implemented using superconducting quantum interference device (SQUID) microscopes, but the inherent standoff distance limits the spatial resolution to tens of micrometers [18]. Alternatively, giant magnetoresistance (GMR) microscopes provide excellent spatial resolution but come at the expense of much lower field sensitivities [19,20]. However, SQUID and GMR microscopes are only sensitive to a single magnetic field component, limiting reliable current imaging to the two-dimensional realm.

In this article, we demonstrate current imaging in a three-dimensional IC using quantum sensors at room temperature. We use nanoscale nitrogen-vacancy (N-V) centers in diamond [21,22] which offer the ability to probe all three vectorial components of a magnetic field simultaneously at the nanoscale [23,24] and in a noninvasive fashion. Besides, N-V centers operate under a wide span of external conditions [25–29] and demonstrate excellent sensitivity to magnetic fields [30,31].

Pioneering work has successfully demonstrated current imaging at the nanoscale [32,33] and IC activity imaging [34–36] with N-V centers but has so far been restricted to two-dimensional current imaging. In this work, we
demonstrate three-dimensional current distribution imaging within a microchip designed with the recent back-end-of-line (BEOL) technology [13,37]. For this, we employ an N-\(V\)-based wide-field microscope, described in Fig. 1(a), to synchronously map vectorial magnetic fields over a region of 90 \(\mu m \times 90 \mu m\). We use the instrument to measure the current density flow in the multilayered IC [Fig. 1(b)], notably without using prior knowledge about its design during the analysis process.

II. CURRENT DENSITY IMAGING USING N-\(V\) CENTERS

The principle of the experiment is depicted in Fig. 1(c). Long-range magnetic fields, also known as Oersted fields, are created by moving charges according to the Biot-Savart law given by

\[
\mathbf{B}(r) = \frac{\mu_0}{4\pi} \iiint \frac{\mathbf{J}(r') \times (r - r')}{|r - r'|^3} d^3r,
\]

where \(\mu_0\) is the vacuum permeability, \(r\) represents the spatial coordinates at the observation point, and \(\mathbf{J}(r')\) is the current distribution in the source plane.

The magnetic field isolines in Fig. 1(c) show that magnetic field contributions merge with distance from the current source, resulting in blurry patterns. In our experiment, we place a diamond homogeneously implanted with near-surface N-\(V\) centers in the vicinity of the current flow, at only a few hundred nanometers from the surface of the IC. The electron spin of each N-\(V\) center is thus affected by the magnetic field via the Zeeman interaction \(\mathcal{H}_{\text{Ze}} = -\gamma_{N-V} \mathbf{B} \cdot \mathbf{S}\) where \(\gamma_{N-V}\) is the N-\(V\)-associated electron spin gyromagnetic ratio, \(\mathbf{B}\) is the total magnetic field in the vicinity of the N-\(V\) center and \(\mathbf{S}\) represents the spin operators for the electron spin with \(S = 1\).

Probing this Zeeman interaction on the multiple N-\(V\) orientations, naturally occurring in the diamond lattice [Fig. 1(d)], is done by performing optically detected magnetic resonance (ODMR) on the N-\(V\) centers [24] (see Supplemental Material [38]). We inject a total current \(I = 19.8\) mA into the circuit which splits into several sub-paths, creating distinct local Zeeman shifts on the ODMR spectra [Fig. 1(e)]. For each pixel of our image, we fit the spectrum to extract the eight resonance frequencies. Finally, we compare the extracted resonance frequencies to the ground-state N-\(V\) spin Hamiltonian, including the zero-field splitting, the Zeeman and the Stark effects (see Supplemental Material [38]).

We perform the experiment on two distinct chips labeled as device 1 and device 2. Investigation of both samples...
under light microscopy [Figs. 2(a) and 2(b)] reveals no difference. On the contrary, mapping the Oersted fields exposes a failure immediately. With device 1, Fig. 2(c) shows Oersted fields clearly reflecting the geometry of the underlying structure. In Fig. 2(d), we can see that device 2 produces nearly one order of magnitude lower magnetic fields [a maximum amplitude of $|B_x| = 513(6)$ μT compared to $73(5)$ μT]. Furthermore, the magnetic field patterns $B_x$ and $B_z$ produced by device 2 exhibit a mismatch with those produced by device 1. Thus, comparing the magnetic field produced by the two devices can already help identify anomalous behavior given the high dynamic range of the N-V centers.

To better understand the current distribution producing such Oersted field patterns, we reconstruct the lateral current density $J_{xy}$ [Eqs. (1)]. We follow the procedure described in Refs. [39,40] and use the components of the magnetic field $B_x$ and $B_y$ to numerically invert the Biot-Savart law [Fig. 3], resulting in the lateral current density $|J_{xy}|$ shown in Figs. 2(e) and 2(f) (see Supplemental Material [38]). It is important to note that since the magnetic field signals are collected outside the device to perform a nondestructive measurement, all the fields generated in different layers merge, resulting in a flattened image. This characteristic makes nondestructive imaging of three-dimensional ICs difficult and, thus, testing and validation of modern chips challenging [41]. In Fig. 2(e), the current paths in device 1 follow the shape of the visible structure shown in Fig. 2(a). A closer look at the central part of the map reveals a weak current contribution with wide lateral spreading, indicating that additional currents flow underneath. Finally, the flow appears weaker in some parts of the circuit, such as at the sharp corners. We can see in Fig. 2(f) that several current sources produce fields of similar intensity in device 2. Observing $|J_{xy}|$ alone, without further information about the field distribution over the vertical axis $z$, is insufficient to comprehend the current path.

In Sec. III, we investigate the different layer contributions to locate the flow within the device and in Sec. IV, we seek the third dimension of the current density, $J_z$.

### III. LOCALIZATION OF CURRENTS INSIDE A MULTILAYERED DEVICE

To resolve the signal in the vertical direction $z$, we investigate different linecuts along $x$ in the magnetic field map $B_x$ (Fig. 3). We fit the linecuts with the Biot-Savart model [Eq. (1)], using the infinite-wire approximation [Eq. (2)],

$$B_{xy} = \frac{\mu_0 I_{xy,\text{wire}}} {2\pi [r_{xy}^2 + \Delta z^2]^{3/2}} + o,$$

where $I_{xy}$ is the lateral current amplitude, $r_{xy}$ represents the observation position on the $xy$-plane, $r_{\text{wire}}$ the position of the current source on the $x$-$y$ plane, $\Delta z$ is the distance between the current source and the observation position on the vertical axis $z$, and $o$ is a constant offset [Fig. 3(a)].

The fitting procedure reveals a contribution from two layers: the first at $\Delta z_1 = 4.5(5)$ μm away from the layer of N-V centers, and the second at $\Delta z_2 = 8.5(8)$ μm (see Supplemental Material [38]). These distances are validated by comparison with the actual values, estimated at $\Delta z_{1,\text{true}} = 4.5(1)$ μm and $\Delta z_{2,\text{true}} = 7.9(1)$ μm. For device 1
and where the source-sensor distances are fixed at $\Delta z_1$. In contrast, the deeper layer (at $\Delta z_1$) presents a failure. When comparing the results from device 2 (defective) to device 1 (operating), most of the loss appears on the outer layer (at $\Delta z_1$), presenting one order of magnitude lower current amplitude. Finally, the analysis of other line profiles reveals another current contribution at $\Delta z_2$ present in the operating and defective devices, in both cases with no apparent anomaly (see Supplemental Material [38]). From these observations, we conclude that failure happens in the layer at $\Delta z_2$ and then affects the outer layer by propagation.

Overall, the simple model with infinite-wire approximation already shows excellent agreement with the experimental data. In order to verify the consistency of the procedure, we now perform a simulation of Oersted fields produced by a multilayered device. The simulation reproduces the layering of the chip, derived from a SiGe technology described in Ref. [37], the sensor-device geometry, and some of the apparent geometric features of the chip for guidance only.

The total thickness of the simulated structure is 11.8 $\mu$m and combines 12 stacked layers [Fig. 4(a)]. As depicted in Fig. 4(b), two layers across the structure are electrically active and labeled as first and second active layer (AL). Through-silicon vias (TSVs) connect the first AL to the bottom layer of the structure. We investigate magnetic fields generated by this structure, resulting in patterns at the position of the sensors shown in Fig. 4(c). Similarly to the experimental observations (Fig. 2), the contribution from the first AL is clearly defined and unambiguously related to the shape of the structure. The contribution from the second AL shows a pronounced lateral spreading, and the signal arising from two distinct wires starts to blur out. Finally, the contribution from the vertical current is weak due to both the observation position and the presence of counterpropagating flows which average out magnetic field contributions (see Supplemental Material [38]). Still, a current propagating vertically has a nonzero contribution in $B_z$ compared to its contribution in $B_x$ (see Supplemental Material [38]). Therefore, currents propagating in the $z$ direction can be sensed by N-V centers contrary to magnetometers such as SQUID and GMR sensors since they only measure the out-of-plane component of the magnetic field $B_z$. These magnetometers indirectly identify vertical currents by monitoring a discontinuity in the current path. However, interpreting the current discontinuity can be difficult to interpret since signals produced by counterpropagative sources can cancel each other. Besides, as further discussed in the Supplemental Material [38], analyzing signals from multilayered devices is more reliable with N-V centers since there is no ambiguity in identifying orthogonal overlapping signals.

Lastly, to study the flow in the three-dimensional structure and observe vertical currents, we can infer information about the third component of the current density, $J_z$.

**IV. THREE-DIMENSIONAL CURRENT DENSITY MAPPING**

The current-carrying wires have a nonnegligible thickness of a few hundred nanometers, leading to a possible...
FIG. 4. Simulation of Oersted field contributions originating from different layers. (a) Geometry of the simulated structure. A layer of N-V centers is separated from the chip by 0.8 μm. The structure is composed of 12 layers comprising the two ALs and TSVs. A current of amplitude $I_\alpha = 11.8$ mA goes to the main branch of the first AL, flows down to the bottom layer of the structure where it splits into two subpaths with an amplitude of $I_\alpha^2 = I_\alpha/2$ and flows back to the first AL. In the second AL, a current of amplitude $I_\beta = 2$ mA is injected into each of the two branches which combine to a single one afterwards. (b) Top view of each AL of the structure. The first AL, second AL, and the bottom layer of the structure are located at $z_1 = 4.5$ μm, $z_2 = 7.9$ μm and $z_3 = 12.2$ μm respectively from the sensors. (c) Top: Oersted field in the $x$-$y$ plane generated by all active components at the sensors layer position. Bottom: Separate contribution from each AL where the vertical axis shows the lateral magnetic field amplitude $|B_{xy}|$.

contribution of the current’s $z$-component. In order to evaluate the total current density in all directions, we now consider a component $J_z \neq 0$ in Eq. (1) (see Supplemental Material [38]). The resulting maps are shown in Figs. 5(a)–5(c) and the results suggest three-dimensional contribution of the current flow inside the wires. It is important to note that the maps shown in Figs. 5(a)–5(c) still represent a signal where all the contributions over the vertical axis $z$ are merged. Using the fitting algorithm employed in Fig. 3 over the entire map would enable the

FIG. 5. Current density maps. (a)–(c) Images of the three vectorial components of the current density $J_x$, $J_y$, $J_z$ for device 1. Scale bars are 10 μm. (d) Three-dimensional representation of the current flow in the outer layer of the IC. The thickness of the arrow scales with the total current density magnitude and the color scales with the magnitude of $J_z$. 

100 200 300 400 500 $|B_{xy}|$ (μT)
selection of the signal from each layer separately. However, the layout must be known for devices thick of several micrometers to reconstruct the current density reliably over the entire chip since the magnetic field spreading from the deep layers is too prominent. Thus, in Fig. 5(d), we only represent the current in the outer lead for visualization. In Figs. 5(c) and 5(d) we can see a nonnegligible current flow in the z-direction at the edges and the corners of the leads. Thus, using a two-dimensional model for a three-dimensional device can lead to locally underestimating the current amplitude. For example, a weaker current density was observed at the corners of the split branches when considering a lateral flow only (Fig. 2). This information can be crucial for evaluating current crowding at corners in interconnect structures, which plays an essential role in nucleating voids and hence failure of ICs [42–44].

More importantly, having access to the full-vector information of the current density helps quantify and understand the current flow through different stacks in layered materials. For instance, in the outer layer, we can observe a prominent $J_z$ contribution at the edge of the main lead. As for the simulation (Fig. 4), this contribution is the averaged result from counterpropagating currents in vias. Current in the main lead flows down to a deeper layer where it splits into two paths and goes back to the outer layer to further flow in the split branches (see Supplemental Material [38]). As the component $B_z$ does not carry information about $J_z$, and $B_{xy}$ shows a specific pattern with the presence of counterpropagating fields, developing an algorithm using $B_{xy} - B_z$ and pattern recognition techniques [45] is the next step to identify the contribution from each current source over the entire device.

V. CONCLUSION

Using N-$V$ centers in diamond, we have demonstrated imaging of three-dimensional current density in a multilayered integrated circuit. First, we compared the current flow in two devices, primarily identical under light microscopy, and identified an operational chip and a defective one. Exploiting the N-$V$ center’s high dynamic range, we observed one order of magnitude lower current amplitude. For example, a weaker current density is generally neglected in current density imaging techniques, we revealed a significant out-of-plane component of $J_z$ close to sharp edges. Finally, we have discussed how to image three-dimensional current density over the entire device. In this regard, resolving currents from different sources across the structure depends on the spatial resolution of the imaging technique. N-$V$ centers offer the closest sensor-sample proximity known so far and can demonstrate spatial resolution of only a few tens of nanometers with a scanning probe setup [32]. However, the device’s configuration, including the capping layer, limits the spatial resolution of the magnetic fields and, thus, of the current density maps. In order to nondestructively resolve each layer with higher resolution, one solution is to interpolate the current distribution at the source plane using additional layout information, which can be obtained directly using circuit designs or ptychographic x-ray laminography techniques [46].

Additionally, N-$V$ centers can be used to explore various magnetic field regimes [47–51] and can be operated with high-speed imaging [52,53]. Combining a practical N-$V$-based imager [54] with x-ray imaging [55] will provide complete information on nanoscale three-dimensional current-carrying structures [56]. Such an imager is thus particularly relevant for designing modern three-dimensional electronic chips where failure analysis is primordial to predict and determine the root cause of a malfunction and thus steer the manufacturing process adequately at an early stage [41].

Finally, unraveling three-dimensional electronic signals using N-$V$ centers will leverage further advancements in many areas. For instance, it will serve neuroimaging to overcome the limits of conventional current density imaging techniques and help to reveal new features [57]. The N-$V$-based microscope would serve to observe charge transport in diverse multilayered electronic systems in science and technology [58,59].

ACKNOWLEDGMENTS

We gratefully acknowledge T. Rendler for valuable discussions and technical assistance. We acknowledge the support of the European Union’s Horizon 2020 research and innovation program under Marie Skłodowska-Curie Grant Agreement No. 765267 (QuSCo) and Grant Agreement No. 820394 (ASTERIQS). This work was supported by the European Research Council via SMeL, the DFG via GRK 2642 and by the Fraunhofer Society via the project QMag.

APPENDIX A: DIAMOND SUBSTRATE

The diamond plates are fabricated by combining electron-beam lithography and reactive ion plasma etching. Prior to fabrication, N-$V$ centers are created by implantation of nitrogen with an energy of 9.8 keV and an implantation dose of $2 \times 10^{12}$ cm$^{-2}$ into a 100-oriented chemical vapor deposition diamond (electronic grade, Element Six). After implantation, the diamond is annealed at 960 °C for 2 h at a pressure of $10^{-7}$ mbar. The resulting N-$V$ centers concentration is about of $2 \times 10^{10}$ cm$^{-2}$.
The depth distribution profile is nearly Gaussian, peaking at 15 nm below the surface and with a nonnegligible concentration in depth ranging from 1 Å to 25 nm.

The plates used here are about 3 μm thick and 100 μm in size. First, a tiny drop of UV-curable glue is placed on the IC sample. The diamond with the array of plates is then brought into close proximity to the sample, with the N-V layer facing toward the sample. An individual plate is then broken out of the array using a sharp tungsten tip mounted to a micromanipulator. By optical inspection, it is confirmed that the plate has not flipped during this step, which means that the N-V layer is facing the IC. The UV-curable glue is hardened after the plate has been fine-positioned to its final location. Finally, the Areal confocal 3D probe (NanoFocus AG) is used to measure the sample’s height profile, enabling us to estimate the thickness of the glue to 0.8(1) μm.

APPENDIX B: OPERATIONAL AND DEFECTIVE DEVICES

The microchip used in this article is a millimeter-wave test circuit for automotive radar applications designed using the multilayered BEOL technology, developed and described by the manufacturer in Ref. [37]. A capping layer of about 2.3 μm protects the conductive layers. Adding the thickness of the glue as sample-sensor distance, we estimate the distance of the active layers to the N-V centers to Δz_{true} = 4.5(1) μm and Δz_{true} = 7.9(1) μm. Although the circuit serves as a frequency doubler working in the vicinity of 160 GHz (2 × 80 GHz), it can be probed in the dc regime to evaluate the current path. To this end, expected current amplitudes for different bias voltages are given in the Supplemental Material [38]. A complete characterization over the several bias voltages is monitored to define the operational device’s functioning. Finally, comparing the experimentally extracted current amplitudes to the expected values enables us to assess the faulty behavior.

APPENDIX C: EXPERIMENTAL SETUP AND MEASUREMENT

The N-V imaging setup is a custom-built wide-field fluorescence microscope similar to the one used in Refs. [24, 49]. The microscope consists of an air objective (Olympus MPLAPON 50×, NA = 0.95), a 650-nm long-pass filter (Omega), a 300-nm tube lens and a Cascade II:512 charged coupled device camera (512 × 512 pixels, Photometrics), resulting in an effective pixel width of about 192 nm on the object side. Experimental realization of continuous-wave ODMR data was achieved by exciting N-V centers with a 532-nm laser (Coherent) controlled with an acousto-optical modulator (Crystal Technology) and coupled into the optical path with a dichroic mirror (Semrock). Simultaneously, microwave radiations were generated using a microwave (MW) source (SMBV100A, Rhode & Schwarz) and amplified (100S1G4, Amplifier Research) before being sent to a 50-μm-thick copper wire. The resulting MW power sent to the wire was approximately 30 dBm. For all the measurements reported in the main text, the total continuous-wave laser power at the back aperture of the objective was about 90 mW. The camera settings were set to 2 × 2 pixel binning and the field of view was defined to be approximately 90 μm × 90 μm. For a single frame, the exposure time was set to t_{expo}=16 ms and the frame transfer time was t_{frame}=42 ms. A single ODMR spectrum was acquired within 189 s and repeated 100 times.

The IC chip was wire bonded to a printed circuit board (PCB) with 20-μm-thick gold wires. The PCB was electrically connected to a power supply (Hameg, Rhode & Schwarz) generating 3.3 V of supply voltage to run the chip and an additional 2 V bias was used to vary the total current in the main circuit.

All measurements were performed in an ambient environment at room temperature, under a bias magnetic field |B_0| ≈ 5.8 mT generated using a permanent magnet thermally stabilized at a temperature of about 37 °C.


